Abstract-This paper provides a review of both Rent's rule and the placement models derived from it. It is proposed that the power-law form of Rent's rule, which predicts the number of terminals required by a group of gates for communication with the rest of the circuit, is a consequence of a statistically homogeneous circuit topology and gate placement. The term "homogeneous" is used to imply that quantities such as the average wire length per gate and the average number of terminals per gate are independent of the position within the circuit. Rent's rule is used to derive a variety of net length distribution models and the approach adopted in this paper is to factor the distribution function into the product of an occupancy probability distribution and a function which represents the number of valid net placement sites. This approach places diverse placement models under a common framework and allows the errors introduced by the modeling process to be isolated and evaluated. Models for both planar and hierarchical gate placement are presented.
I. INTRODUCTION
LMOST thirty years have passed since the publication of Landman and Russo's paper [1] on the use of a function they called Rent's rule for predicting the average number of terminals a group of modules on a circuit board requires for communication with the rest of the system. In the intervening years, there have been many papers published on the meaning of Rent's rule and its consequences for SSI, LSI, VLSI, and, most recently, GSI design.
Although Rent's rule is widely known, misinterpretations have often led to conclusions which are not in accordance with other published results. This paper attempts to explain where the discrepancies in interpretations originate and to show that there indeed exists a common ground to the various models that have been built on Rent's rule. At the same time, it reviews the current state of knowledge concerning Rent's rule and the assumptions used in derived expressions which are widely used for modeling gate placement.
The power-law form of Rent's rule and many of its associated equations is notorious for introducing subtle errors when insufficient care is taken over the limits of integration and convergence of summations. With due consideration it is, of course, possible to produce appropriate closed-form approximations to many of the expressions reproduced in this paper. However, the validity of the approximations will be highly problem-dependent and might depend on whether one is interested in an accurate assessment of the longest critical path lengths or an estimate of the average wire length.
The approach adopted in this paper is to avoid mathematical simplifications as much as possible, such as substituting summations with integrals, even though this has resulted in expressions which can only be evaluated numerically. The widespread Phillip availability of cheap computing power has made this less of an inconvenience than it might have been ten years ago, and it has the advantage of making it easier to distinguish between the consequences of making valid physical approximations and the unintended errors introduced by ill-advised algebraic simplifications.
Section II begins by providing a plausibility argument for the almost universal appearance of Rent's rule in circuit design. It is followed in Section III by a discussion on the issue of finding the value of the Rent exponent. An application of Rent's rule, the task of estimating the distribution of net lengths, is the subject of Section IV, which proceeds by factoring the problem into two distinct problems: the determination of the number of valid net placement sites and the derivation of a function describing the probability that one of these sites will be occupied by a net. The results of this analysis are applied in Section V to derive a variety of models for placement optimization.
II. THE INTERPRETATION OF RENT'S RULE
Rent's rule is essentially an accounting tool which enumerates the number of nets crossing a known boundary between groups of gates. It is therefore helpful to consider the bounded region defining a statistically homogeneous functional circuit block within an arbitrarily large system (see Fig. 1 ; only a small number of nets are shown for clarity). In this context, homogeneous means that quantities such as the average wire length per gate and the average number of terminals per gate are independent of the position within the boundary and also in the immediate vicinity of the boundary. It is important to note that, in this stage, it is not necessary to specify the dimension of the gate layout or the details of the bounding box geometry.
The boundary defines a region composed of ¡ gates which require ¢ terminals for communication with the rest of the system. Consider the effect of a slight change, or perturbation, of the boundary geometry so that additional £ ¤ ¡ gates are enclosed. In the absence of any other information, it is only possible to estimate the additional number of terminals by assuming that the additional where is generated as a constant of integration. This constant is interpreted as the average number of terminals required by a single gate since . This analysis is somewhat pessimistic in its estimate of the number of terminals required for communication since it does not allow for the optimization of the gate placement. Procedures based on the Fiduccia-Mattheyses [2] and simulated annealing [3] algorithms, for example, are commonly employed to rearrange gate positions in a manner which favors short-over long-range communication. The fact that the incremental region containing £ ¤ ¡ gates is contiguous with the larger region containing ¡ gates is therefore not accurately reflected in the analysis. After optimization, it is much more likely that wires leaving the perturbed region will implement short-range communication links within the original bounded region, and these nets will not contribute to an increase in the number of terminals for the circuit as a whole.
The level of optimization present within the boundary is characterized by a parameter ¢ ¤ £ , which modifies our estimate of the number of extra terminals required by the addition of
Values of ¢ ¦ £ less than unity represent some level of placement optimization within the circuit which favors short over longrange communication. It should also be noted that the level of placement optimization, and hence the parameter ¢ § £ , largely depends on the topology of the circuit's interconnection structure since this topology can make optimizations either easy or very hard to obtain. Approximating the modified difference equation (4) by its corresponding differential equation and applying the boundary condition used previously yields ¢ £ is defined
The interpretation of as a random gate arrangement is only valid for an infinite region. For a finite region, the topology of the circuit defines an upper bound to smaller than 1. However, experiments show that this value is already very close to 1 for relatively small circuits. by the interconnection topology since it generally is not possible to place all connected gates close together however optimal the placement scheme is. We will denote this lower bound by
and call it the intrinsic Rent exponent, a notion first introduced by [4] . Fig. 2 shows typical Rent data extracted from a benchmark netlist. The terminal-gate relationship was obtained using a recursive bi-partitioning process (which corresponds to an optimization of a partitioning based placement) with data collected at each partition level. The geometric average of the data is accurately represented by Eq. (5) for the majority of gate sizes, and this region of the graph is labeled region I. However, as the number of gates approaches the total number of gates on the chip, the number of terminals becomes constrained by the limited number of input/output terminals at the chip periphery. This results in a rapid decrease in the number of estimated terminals, and this region is defined as region II [1] . It is possible to define an external, or package level, Rent exponent
where ¢ io is the number of input/output pins and ¡ T is the total number of gates on the chip. Of course, the statistical meaning of the external Rent exponent is open to question since each chip can only provide one data point. Nevertheless, it was recently shown [5] that if one plots the number of pins on the X86 series of Intel microprocessors versus the number of gates on each chip, an external Rent exponent of
is obtained. It is important to note that this external Rent exponent is very different from the (internal) Rent exponent (a distinction that often has been omitted in literature!).
III. RENT EXPONENT PREDICTION
Given its definition as an exponent, small variations in the Rent exponent can have disproportionate effects on secondary, derived quantities, such as average wire length. It is therefore important to have accurate estimates for the internal and external Rent exponents. However, as will be discussed in Section IV, current placement models are not yet at a level of sophistication which allows them to utilize the information contained in region II of the Rent graph. Only an estimate of the internal Rent exponent will therefore be required, and, henceforth, the Rent exponent will be written without a subscript.
In the absence of a general method for determining Rent exponents from first principles, these values have generally been estimated from previously constructed circuits or by reference to one of several influential papers. In 1978, Chiba [6] published a survey which indicated that Rent exponents in the approximate range
were appropriate. In a critical assessment of these data, Ferry [7] , [8] has argued that modern systems (which he refers to as functionally partitioned for Faced with such contradictory data, a more pragmatic approach would be to actually measure the Rent exponent of the netlist directly. However, the reason Rent's rule is used in the first place is because gate placement is ¢ -hard and takes an inordinate amount of processing time. It is therefore usual to estimate ¢ by rapidly sampling the properties of a netlist. Since is fixed for a given netlist, ¢ may be estimated by supplying just one data point within region I of the Rent graph. This may be achieved by performing a couple of circuit partitions until one reaches the beginning of region I (note that this can be detected), and then one uses the obtained point together with to estimate ¢ . This requires a much smaller amount of processing time than a complete netlist placement and provides good Rent exponent estimates. Since this Rent exponent now depends on the quality of the partitioning algorithm, we will denote it as ¢ . Estimating ¢ by using ¢ w ill be sufficiently accurate if there are close relations between the partitioning method and the placement method (which is especially the case for partitioning-based placement). However, the latter approach requires access to the netlist, and in many cases this is not possible because the netlist does not yet exist, or, for reasons concerned with protecting intellectual property, access to the netlist is not permitted. In such a situation, the value of the Rent exponent must be predicted using a projected statistical wiring "signature" of the netlist. This is the subject of a companion paper [10] appearing in this Journal and will not be discussed here.
IV. APPLICATION OF RENT'S RULE
Although it stems from work in the early 60s, Rent's rule and the resulting wire length estimations have not been widely applied until they received more attention recently. Applications of Rent's rule are mainly seen in the following areas: layout parameter estimations in Electronic Design Automation, studies of new computer architectures, and the generation of synthetic circuit benchmarks. The increasing problem sizes in electronic design and the sub-micron design challenges have placed the need for a priori estimates of chip layout parameters in the forefront. The generality and predictive power of Rent's rule are perfect for such estimates. Rent's rule has therefore been used in such estimators as SUSPENS 2 [11] , RIPE 3 [12] , GENESYS 4 [13] , BAC-PAC 5 [14] , and GTX 6 [15] . Another application of Rent's rule tries to assess the merits of new chip or computer architectures before they have to be built, using wire length estimates based on Rent's rule and a generic model for the architecture. This research has gained attention especially due to the possibilities of using optical interconnections to build three-dimensional chips [16] , [17] , [18] , [19] , [20] . Finally, Rent's rule has also been used to generate synthetic circuit benchmarks [21] , [22] .
Apart from this last application (which uses Rent's rule in a direct way), all applications use Rent's rule to obtain wire length estimates. Starting from the premise that the circuit to be modeled and its placement are characterized by a known, constant value of the Rent exponent, the number of nets of length , £ , may be estimated by writing [23] , [24] , [25] , [26] £
where # ¢ $ is the number of valid two-pin net placement sites and " is the probability that a placement site is occupied, which will be referred to as the occupation probability.
This factorization of the problem is useful because the occupation probability " $ may be calculated directly from Rent's rule and is largely independent of system details, while the site function # % represents information specific to a particular problem, such as the extent of the system and its hierarchical structure. Each of these functions will now be discussed in detail.
A. Occupation probability
The occupation probability can be derived by applying a technique proposed by Davis et al. [5] , called conservation of terminals, to the arrangement of gates shown in 
The total overlapping area of circles, for example, 
In order to calculate the number of nets associated with the cental gate, rather than the number of terminals, a factor¨must be introduced [5] so that the average number of nets connecting gate . Of course, this value represents the median value of a distribution of & -terminal nets, but it is assumed that the range of the distribution is very narrow for signal nets and that the effect of bus and clock nets must be considered separately. 7 In order to proceed further, information is required about the dimensionality and layout of the gates, i.e., information that has been deliberately factored into the site function # % . The unknown layout details are therefore obtained by assuming that the gates are arranged in an infinite two-dimensional plane, with distances measured using a Manhattan metric. This approximation is suggested by the fact that a constant Rent exponent is based on the properties of a homogeneous system, which implicitly does not allow for the possibility of the edges associated with a finite array. More thorough studies of the factor in the presence of multi-terminal nets are to be found in [27] , [28] . 
It is straightforward to show by numerical summation that the expression within parentheses sums to unity
and therefore
may be interpreted as a probability. However, this represents the probability that gate ' has a net of length . In order to recast this as the site occupancy probability . The number of two-terminal placements sites of length will be half this number, since each site is shared by two gates. The expression for the occupancy probability for gate
This function is plotted as a solid line in [30] using different techniques. Since " is interpreted as a probability, it is important to ensure appropriate normalization. The approximation used in deriving Eq. (17) results in a probability distribution which is incorrectly normalized
an observation reinforced by the difference in the areas under the two curves in Fig. 5 . This problem will be addressed after the discussion of the site density functions in the next section.
B. Number of net placement sites
The preceding analysis employed Rent's rule to derive an expression for the probability that a placement site available to a single gate is occupied by a net. It was necessary to restrict the analysis to an infinite gate array because the edges associated with a finite system represent a source of inhomogeneity which would invalidate the power-law form of Rent's rule used in the analysis.
For many modeling tasks, however, it is precisely the effect of the finite size of the circuit that we are interested in. For example, an accurate estimate of the size and number of the longest nets in the circuit is critical for determining critical path delays, and this is, in part, determined by the area required by the gates in the circuit. The number of placement sites # ¢ $ is used to incorporate this information into the statistical wiring model. However, the determination of # ¢ is a matter of geometry and is not directly related to Rent's rule. Table I therefore lists the site functions (for point-to-point connections) to be used in subsequent sections without proof. 8 To the knowledge of the authors, all the equations represent exact results and are not approximations. The interested reader may determine this by comparing the predictions of the formula with numbers obtained by direct enumeration for a small number of gates.
# $
represents the number of available 2-terminal net sites within an infinite two-dimensional array. Although the gate array is assumed to be unbounded, the finite size of the circuit is For a very convenient way of computing such site functions, we refer to [27] , [31] .
imposed by limiting the maximum net length to twice the length of the side of a finite gate array, i.e., for a square array of . This site density function for the finite two-dimensional plane is highly unsatisfactory, however, because it greatly overestimates the number of long nets. This is because it assumes that all gates are at the center of the circuit and does not acknowledge the edges that restrict the availability of long 2-terminal net sites.
The correct function for the number of 2-terminal net placement sites within the boundary of a finite, two-dimensional array of The placement of gates within a finite plane is not the only geometrical arrangement of interest. In many cases, the circuit layout reflects a hierarchical bottom-up design style [32] in which larger circuits are formed by the recursive clustering of cells. Alternatively, many placement algorithms are implemented as top-down, min-cut partitioning procedures in which the circuit is recursively bi-partitioned along its , which represents the maximum number of 2-terminal nets that may be placed within the quadratically partitioned array (the factor of six accounts for the four pairs of adjacent cells and two pairs of diagonal cells). Similar site functions can be obtained for threedimensional placements [18] , but this is outside the scope of this paper.
V. PLACEMENT MODELS BASED ON RENT'S RULE
As noted in Section IV, the following analysis is based on the observation that the distribution of nets is given by £ © ! " " # ¢ $ (19) The independence of " $ and # % implied by the factorization of the net distribution is only approximate, however, since the occupancy probability was derived by assuming a site function appropriate for a single gate within an infinite two-dimensional layout. If the dimensionality, topology, or physical extent of the gate layout is different, then the expression for the net distribution is only approximately true. It is not possible to avoid the errors introduced into the net distribution due to changes in the site function. However, the effects may be mitigated by employing an appropriate normalization coefficient ' to ensure the distribution produces the correct total number of nets £
where
and, as a consequence of Rent's rule, The placement models to be discussed in this section are divided into two distinct types. The planar models assume that the gates are arranged on a flat two-dimensional plane, and the differences between the models are determined by how the effects of the finite extent of the bounding box are incorporated. The hierarchical models assume that the bounding box is recursively partitioned. As discussed in Section IV-B, this approach is appropriate for designs based on the bottom-up aggregation of functional blocks and the top-down procedures commonly used in partition-based placement algorithms.
A. Models for placement in the plane
One of the earliest distribution models derived from Rent's rule [29] , [33] effectively employed Eq. (17) for the occupancy probability and the site function # from Table I (although the notion of an occupancy probability was not used). Using the normalization procedure described at the beginning of this section, the average number of nets of length
An actual placement inevitably results in an integer number of nets, and, in this paper, all distributions are rounded to the nearest integer. However, the use of discretization functions is highly problem-dependent and is not always appropriate due to the rounding errors associated with the longest nets.
In general, this function must be computed numerically and A more accurate model for planar placement is obtained by using Eq. (16) (which is an exact result for the infinite plane) and # from Table I (which is an exact result for a finite plane) £
The data represented by triangles in Fig. 6a , corresponding to the model introduced by Davis et al. [5] , plot this distribution after appropriate normalization and rounding. The predictions for both the number of nearest-neighbors and the length of the longest nets are significantly different from those of the first model (note that the first effect is the result of using Eq. (16) instead of Eq. (17), and the latter effect is due to using In this model, the hierarchical level of a net placement site is defined by the highest level partition that it crosses. Thus a site which remains entirely within a group of §1 
is the normalization coefficient. The number of nets allocated to a given level may be determined by yet another application of Rent's rule. Consider a partition of §R 
and results in the distribution presented by Stroobandt and Van Campenhout [26] . In the previous model, Rent's rule was used in two different roles: to determine the number of nets within each partition level (Rent exponent ¢ ) and to determine the occupancy probability of a valid net site within a partition (Rent exponent ¢ ). If the Rent exponents used in these calculations are the same (as is the case for data represented by diamonds in Fig. 6b ), then the analysis implies that the placement of nets within the partitions is optimized in the same way as the partitioning itself (i.e., the interconnections crossing partition boundaries will have the same length distribution as the interconnections within a partition). Hence, this situation is equivalent to an overall placement that is optimized in the same way. Indeed, comparing the planar model of [5] (represented by triangles in Fig. 6a ) to the hierarchical model of [26] (represented by diamonds in Fig. 6b ) reveals that they are very similar. 9 The ability to choose different levels of optimization for the The slight difference in long interconnects (hierarchical model has a little less of those) is due, in our opinion, to different rounding effects. , both the partitioning of the circuit and the placement of nets within the partitions are assumed to be optimal. 10 However, such dual optimization is not always practiced and is hardly feasible. It is common to stop the placement procedure after gates have been assigned to a partition. In this case, it is appropriate to model the gate placement within a partition as random. The occupancy probability is therefore constant and independent of length, and the distribution of net lengths within the partition follows the availability of net placement sites, i.e.,
One can indeed verify that if ¢ approaches ¡ , the occupancy probability of Eq.(16) becomes a constant (which is determined by normalization), and Eq.(26) reduces to Eq. (30) .
The number of nets predicted by Eqs. (28) through (31) and gate pitches. In addition to the large change in average wirelength, different model choices (both planar and hierarchical) also produce large changes in the number and length of the longest nets in the circuit (see Fig. 6 ). Since these nets are in large part responsible for determining minimum cycle times, the consequences of different model choices on this aspect of the modeling process must also be carefully considered.
The simpler form of the net distribution for partitions with no internal placement optimization provides a rare opportunity to derive an exact closed-form expression. The summation corresponding to the average wire length at level
is known exactly and is given by
The average net length over all hierarchies is then
which evaluates to the well-known result of Donath [34] 
It should be noted that this widely used expression represents the average wirelength for the specific case of a hierarchically partitioned circuit with no intra-partition placement optimization. While this is an entirely plausible model, this paper has reviewed several alternative modeling choices and these alternatives must be carefully considered within the context of a given modeling problem.
VI. CONCLUSIONS
A sufficient condition for the appearance of the power-law form of Rent's rule is the statistical homogeneity of gate placement. This interpretation also permits the interpretation of the Rent exponent as a measure of gate placement optimization, with lower values corresponding to better placement and a lower bound defined by the circuit topology. Inhomogeneous regions of the layout, for example, the regions of lower terminal density associated with the input/output pads, result in a deviation from power-law functionality and a change in the effective Rent exponent.
The importance of Rent's rule lies in the derivation of expressions describing the distribution of net lengths in an optimized gate placement. This paper factors the distribution into the product of an occupancy probability distribution and a function representing the number of valid net placement sites. The factorization is useful because the occupancy probability may be calculated directly from Rent's rule and is largely independent of the specific system details, while the site function represents information specific to a particular problem, such as the extent of the system and its hierarchical structure.
The occupancy probability is derived from Rent's rule by a process called conservation of terminals and results in a relatively complex function which is difficult to interpret. Simplification is achieved using truncated binomial series expansions, and this produces an occupancy probability which decays as a power-law function of the Rent exponent. The simplified form should be used with care, however, since it significantly underestimates the number of nearest neighbor nets. The factorization of the net distribution assumes a site function appropriate for an infinite two-dimensional gate layout. If the dimensionality, topology, or physical extent of the gate layout is different, then the expression for the net distribution is only approximately true. The effects of this approximation are addressed by employing normalization to ensure the distribution produces the correct total number of nets.
A variety of distribution models are expressed using this framework. The first represents gate placement in an infinite two-dimensional plane where the effects of the finite extent of the system are incorporated by limiting the maximum length of the nets to half the perimeter of the chip. Although quite crude, the model is useful for illustrating the effects of employing the simplified power-law probability distribution. The plausibility of this model is significantly improved by using a site function for a finite two-dimensional plane. The most significant attribute of this model is a better representation of the longer, critical nets which tend to dominate the cycle time of the system. In addition to these planar models, two hierarchical placement models are presented. The first of these uses a site function representing a recursive quadratic partition-based placement. Within a given partition, the model assumes that the net placement is essentially random. By combining the partition-based placement model with a planar model for optimized placement within a partition, the final model represents the most sophisticated model for gate placement proposed so far. 
